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Abstract- In this work, we propose an explicit analytical 
equation to show the variation of top gate threshold voltage 
with respect to the JFET bottom gate voltage for a Flexible 
Threshold Voltage Field Effect Transistor (Flexible-FET) by 
solving 2-D Poisson's equation with appropriate boundary 
conditions, incorporating Young's parabolic approximation. 
The proposed model illustrates excellent match with the 
experimental results for both n-channel and p-channel 180nm 
Flexible-FETs. Threshold voltage variation with several 
important device parameters (oxide and silicon channel 
thickness, doping concentration) is observed which yields 
qualitative matching with results obtained from SILVACO 
simulations. 
 
I.  INTRODUCTION 
Remarkable immunity to short channel effects and 
excellent device scaling possibilities has led to the 
development of double gated MOSFETs. Flexible-FET has 
been reported as one the most scalable[1] independently-
double-gated MOSFETs with a unique dynamic threshold 
voltage control feature using the bottom gate voltage. 
Flexible-FET is the only widely reported device that 
combines a JFET with a MOSFET (Fig. 1). It has a 
damascene metal top gate and an implanted JFET bottom 
gate that are self aligned in a gate trench[2].  
In this paper, 2-dimensional analytical modeling of 
dynamic threshold voltage control by the bottom gate voltage 
is developed using semi classical analysis. Operational 
physics including energy band-diagrams has also been 
proposed for this device. With the use of the developed 
model, effects of varying several key device parameters have 
been observed. Results from proposed model have been 
validated by experimental data.   
 
II.  DEVICE OPERATION 
Relative doping concentrations of the n and p+ side are 
properly chosen to ensure that the n side remains fully 
depleted under no external bias (Fig. 2). When a sufficiently 
large positive voltage is applied at the top gate, negative  
 
Fig. 1. n-channel Flexible-FET 
 
charges begin to accumulate at the oxide-semiconductor 
interface as a result of capacitive action. Charge is supplied 
by the drain-source regions and the oxide- semiconductor  
interface is effectively accumulated. Threshold condition is 
illustrated in Fig. 3 and accumulation is displayed in Fig. 4. 
If a positive voltage is applied at the bottom gate, the built-in 
potential barrier is reduced; so, the threshold voltage is 
reduced. However, if a negative voltage is applied at the 
bottom gate, the potential barrier is increased; so, the 
threshold voltage is increased. 
 
 
Fig. 2. Band diagram for thermal equilibrium condition 
 
 
Fig. 3. Band diagram for threshold condition 
 
Fig. 4. Band diagram during conduction 
 
III. ANALYTICAL MODELING 
 
Semi classical analysis has been used for an 180nm n-
channel device. The potential  is assumed to vary 
along y-direction in accordance with Young‟s parabolic 
approximation for fully depleted SOI MOSFETs[3]: 
 
        (1) 
 
    Where,  is the surface potential and 
 are constants which are found using 
appropriate boundary conditions. For the continuous Electric 
flux at the gate-oxide interface: 
 
 
   
           (3) 
 
Device is subjected to following boundary conditions: 
                                                   (4) 
           (5) 
           (6) 
 
 are determined with these conditions as: 
 
 
  
Poisson‟s equation for fully depleted channel is solved. 
 
 
 
Where,  
 
 
Surface Potential and Electric field are expressed as: 
        (13) 
 
With, 
 
 
At the threshold point, 
 
Where  is a parameter whose value is in the range of 1-2. 
Solving for the threshold voltage and simplifying:  
 
                                                                        
With  
             (19) 
                                           (20) 
                     
                          (21) 
Using (eq. (2)) the control factor  [4] is represented with 
the following relation:  
                                                               (22) 
 
IV.  SIMULATION AND MODEL VERIFICATION 
    For the proposed model the surface potential variation is 
observed (Fig. 5). The electric field along the channel is 
illustrated in Fig. 6. Threshold voltage variation with Donor 
doping concentration (Fig. 7), Oxide thickness (Fig. 8) and 
Silicon thickness (Fig. 9) is observed.  
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 Fig. 5. Surface potential along the channel 
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 Fig. 6. Electric Field along the channel 
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Fig. 7. Threshold voltage variation with Donor doping concentration for 
180nm n-channel Flexible-FET 
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Fig. 8. Threshold voltage variation with oxide thickness 
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 Fig. 9. Threshold voltage variation with silicon thickness 
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Fig. 10. Threshold voltage modeling of 180nm n-channel & p-channel 
Flexible-FET by Bottom gate voltage 
 
 Using the obtained analytical relation (eq. (18)), the 
threshold voltage variation for an 180nm Flexible-FET in 
accordance to bottom gate voltage has been simulated (Fig. 
10) and the results are compared with experimental data [5], 
which shows excellent agreement. Moreover, the derived 
value of the control factor ( ) (eq. (22)) agrees well with 
results from SILVACO [4].  
 
V.  CONCLUSION 
 
    Using semi classical analysis we have been able to match 
the results with experimental data for both n-channel and p-
channel devices. Applicability for both n-channel and p-
channel devices makes the proposed model suitable for 
CMOS applications.  CMOS Flexible-FETs are extremely 
suitable for ultra low power applications and our proposed 
analytical model can be vital in controlling their operation. 
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